A Novel Timing, Power, and Yield Optimization Technique for Dynamic CMOS Circuits Susceptible to Process Variations

Kumar Yelamarthi

Research output: Contribution to journalArticlepeer-review

Original languageEnglish
JournalIEEE Transactions on Semiconductor Manufacturing
StateSubmitted - 1800

Fingerprint

Dive into the research topics of 'A Novel Timing, Power, and Yield Optimization Technique for Dynamic CMOS Circuits Susceptible to Process Variations'. Together they form a unique fingerprint.

Cite this