A Path Oriented In Time Optimization Flow for Mixed-Static-Dynamic CMOS Logic

Kumar Yelamarthi

Research output: Contribution to conferenceAbstractpeer-review

Original languageEnglish
StatePublished - Aug 12 2008
Event51st IEEE International Midwest Symposium on Circuits and Systems -
Duration: Aug 12 2008Aug 12 2008

Other

Other51st IEEE International Midwest Symposium on Circuits and Systems
Period08/12/0808/12/08

Fingerprint

Dive into the research topics of 'A Path Oriented In Time Optimization Flow for Mixed-Static-Dynamic CMOS Logic'. Together they form a unique fingerprint.

Cite this