A Path Oriented In Time Optimization Flow for Mixed-Static-Dynamic CMOS Logic

Kumar Yelamarthi, C-I H Chen

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Original languageEnglish
Title of host publicationA Path Oriented In Time Optimization Flow for Mixed-Static-Dynamic CMOS Logic
PublisherIEEE International Midwest Symposium on Circuits and Systems
StatePublished - Aug 2008

Fingerprint

Dive into the research topics of 'A Path Oriented In Time Optimization Flow for Mixed-Static-Dynamic CMOS Logic'. Together they form a unique fingerprint.

Cite this