A Sub-nanosecond Low-Power High-Performance 64-bit Adder

Kumar Yelamarthi, C-I H Chen

Research output: Other contribution

Original languageEnglish
PublisherIEEE International Conference on Computers and Devices for Communication
StatePublished - Dec 18 2006

Cite this