A Transistor Sizing Algorithm for Dynamic CMOS Circuits to improve Design for Manufacturability

Kumar Yelamarthi, C-I H Chen

Research output: Other contribution

Original languageEnglish
Publisher3rd Annual Dayton Engineering Sciences Symposium
StatePublished - Oct 29 2007

Fingerprint

Dive into the research topics of 'A Transistor Sizing Algorithm for Dynamic CMOS Circuits to improve Design for Manufacturability'. Together they form a unique fingerprint.

Cite this