Delay Optimization Considering Power Saving in Dynamic CMOS Circuits

Kumar Yelamarthi

Research output: Contribution to conferencePosterpeer-review

Original languageEnglish
StatePublished - Mar 15 2011
EventIEEE International Symposium on Quality Electronic Design - San Jose, CA
Duration: Mar 15 2011Mar 15 2011

Conference

ConferenceIEEE International Symposium on Quality Electronic Design
Period03/15/1103/15/11

Cite this