High performance architecture for real-time HDTV broadcasting

Yasser Ismail, Wael El-Medany, Hessa Al-Junaid, Ahmed Abdelgawad

Research output: Contribution to journalArticlepeer-review

4 Scopus citations


A novel full search motion estimation co-processor architecture design is presented in this paper. The proposed architecture efficiently reuses search area data to minimize memory I/O while fully utilizing the hardware resources. A smart processing element (PE) and an efficient simple internal memory are the main components of the proposed co-processor. An efficient algorithm is used for loading both the current block and the search area inside the PE array. The search area data flow horizontally while the current block data are stationary. As a result, the speed of the co-processor is improved in terms of the throughput and the operating frequency compared to the state-of-the-art techniques. A smart local memory and PE design guarantees a simple and a regular data flow. The design of the local memory is implemented using only registers and a simple counter. This simplifies the design by avoiding the use of complicated addressing to write or read into/from the local memory. The proposed architecture is implemented using both the FPGA and the ASIC flow design tools. For a search range of 32 × 32 and block size of 16 × 16, the architecture can perform motion estimation for 30 fps of HDTV video at 350 MHz and easily outperforms many fast full search architectures.

Original languageEnglish
Pages (from-to)633-644
Number of pages12
JournalJournal of Real-Time Image Processing
Issue number4
StatePublished - Apr 1 2016


  • H.264/AVC
  • Motion estimation
  • Video coding


Dive into the research topics of 'High performance architecture for real-time HDTV broadcasting'. Together they form a unique fingerprint.

Cite this