Performance Optimization of Dynamic CMOS Circuits through Transistor Sizing

Kumar Yelamarthi

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

Original languageEnglish
Title of host publicationPerformance Optimization of Dynamic CMOS Circuits through Transistor Sizing
PublisherIEEE International Conference on Electronics, Computing, and Communication Technologies
Volume2014
StatePublished - Jan 2014

Fingerprint

Dive into the research topics of 'Performance Optimization of Dynamic CMOS Circuits through Transistor Sizing'. Together they form a unique fingerprint.

Cite this