Process Variation-Aware Timing Optimization for Dynamic and Mixed-Static-Dynamic CMOS Logic

Kumar Yelamarthi, C-I H Chen

Research output: Contribution to journalArticlepeer-review

Original languageEnglish
Pages (from-to)31-39
JournalIEEE Transactions on Semiconductor Manufacturing
Volume22
Issue number1
StatePublished - Feb 2009

Fingerprint

Dive into the research topics of 'Process Variation-Aware Timing Optimization for Dynamic and Mixed-Static-Dynamic CMOS Logic'. Together they form a unique fingerprint.

Cite this