Process Variation-Aware Timing Optimization for Dynamic and Mixed-Static-Dynamic CMOS Logic

Kumar Yelamarthi, C-I H Chen

Research output: Contribution to journal › Article › peer-review

Fingerprint

Dive into the research topics of 'Process Variation-Aware Timing Optimization for Dynamic and Mixed-Static-Dynamic CMOS Logic'. Together they form a unique fingerprint.

Computer Science