Process Variation Aware Timing Optimization through Transistor Sizing in Dynamic CMOS Logic

Kumar Yelamarthi, C-I H Chen

Research output: Other contributionpeer-review

Original languageEnglish
PublisherIEEE International Symposium on Quality Electronic Design
StatePublished - Mar 2008

Fingerprint

Dive into the research topics of 'Process Variation Aware Timing Optimization through Transistor Sizing in Dynamic CMOS Logic'. Together they form a unique fingerprint.

Cite this