Process Variation Aware Timing Optimization through Transistor Sizing in Dynamic CMOS Logic

Kumar Yelamarthi, C-I H Chen

Research output: Other contribution › peer-review

Fingerprint

Dive into the research topics of 'Process Variation Aware Timing Optimization through Transistor Sizing in Dynamic CMOS Logic'. Together they form a unique fingerprint.

Computer Science

Engineering