| Original language | English |
|---|---|
| Publisher | IEEE International Symposium on Quality Electronic Design |
| State | Published - Mar 2007 |
Transistor Sizing for Load Balance of Multiple Paths in Dynamic CMOS for Timing Optimization
Kumar Yelamarthi, C-I H Chen
Research output: Other contribution › peer-review